118 lines
2.8 KiB
YAML
118 lines
2.8 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/interconnect/qcom,sar2130p-rpmh.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Qualcomm RPMh Network-On-Chip Interconnect on SAR2130P
|
|
|
|
maintainers:
|
|
- Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
|
|
- Georgi Djakov <djakov@kernel.org>
|
|
|
|
description: |
|
|
RPMh interconnect providers support system bandwidth requirements through
|
|
RPMh hardware accelerators known as Bus Clock Manager (BCM). The provider is
|
|
able to communicate with the BCM through the Resource State Coordinator (RSC)
|
|
associated with each execution environment. Provider nodes must point to at
|
|
least one RPMh device child node pertaining to their RSC and each provider
|
|
can map to multiple RPMh resources.
|
|
|
|
See also:: include/dt-bindings/interconnect/qcom,sar2130p-rpmh.h
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- qcom,sar2130p-clk-virt
|
|
- qcom,sar2130p-config-noc
|
|
- qcom,sar2130p-gem-noc
|
|
- qcom,sar2130p-lpass-ag-noc
|
|
- qcom,sar2130p-mc-virt
|
|
- qcom,sar2130p-mmss-noc
|
|
- qcom,sar2130p-nsp-noc
|
|
- qcom,sar2130p-pcie-anoc
|
|
- qcom,sar2130p-system-noc
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
minItems: 1
|
|
maxItems: 2
|
|
|
|
required:
|
|
- compatible
|
|
|
|
allOf:
|
|
- $ref: qcom,rpmh-common.yaml#
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
enum:
|
|
- qcom,sar2130p-clk-virt
|
|
- qcom,sar2130p-mc-virt
|
|
then:
|
|
properties:
|
|
reg: false
|
|
else:
|
|
required:
|
|
- reg
|
|
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
enum:
|
|
- qcom,sar2130p-pcie-anoc
|
|
then:
|
|
properties:
|
|
clocks:
|
|
items:
|
|
- description: aggre-NOC PCIe AXI clock
|
|
- description: cfg-NOC PCIe a-NOC AHB clock
|
|
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
enum:
|
|
- qcom,sar2130p-system-noc
|
|
then:
|
|
properties:
|
|
clocks:
|
|
items:
|
|
- description: aggre USB3 PRIM AXI clock
|
|
|
|
- if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
enum:
|
|
- qcom,sar2130p-system-noc
|
|
- qcom,sar2130p-pcie-anoc
|
|
then:
|
|
required:
|
|
- clocks
|
|
else:
|
|
properties:
|
|
clocks: false
|
|
|
|
unevaluatedProperties: false
|
|
|
|
examples:
|
|
- |
|
|
clk_virt: interconnect-0 {
|
|
compatible = "qcom,sar2130p-clk-virt";
|
|
#interconnect-cells = <2>;
|
|
qcom,bcm-voters = <&apps_bcm_voter>;
|
|
};
|
|
|
|
aggre1_noc: interconnect@1680000 {
|
|
compatible = "qcom,sar2130p-system-noc";
|
|
reg = <0x01680000 0x29080>;
|
|
#interconnect-cells = <2>;
|
|
clocks = <&gcc_prim_axi_clk>;
|
|
qcom,bcm-voters = <&apps_bcm_voter>;
|
|
};
|