1964 lines
48 KiB
Plaintext
1964 lines
48 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0
|
|
|
|
/dts-v1/;
|
|
|
|
#include <dt-bindings/input/gpio-keys.h>
|
|
#include <dt-bindings/input/input.h>
|
|
|
|
#include "tegra114.dtsi"
|
|
|
|
/ {
|
|
model = "Asus Transformer Pad TF701T";
|
|
compatible = "asus,tf701t", "nvidia,tegra114";
|
|
chassis-type = "convertible";
|
|
|
|
aliases {
|
|
mmc0 = "/mmc@78000600"; /* eMMC */
|
|
mmc1 = "/mmc@78000400"; /* uSD slot */
|
|
mmc2 = "/mmc@78000000"; /* WiFi */
|
|
|
|
rtc0 = &palmas;
|
|
rtc1 = "/rtc@7000e000";
|
|
|
|
serial0 = &uartd; /* Console */
|
|
serial1 = &uartc; /* Bluetooth */
|
|
serial2 = &uartb; /* GPS */
|
|
};
|
|
|
|
firmware {
|
|
trusted-foundations {
|
|
compatible = "tlm,trusted-foundations";
|
|
tlm,version-major = <2>;
|
|
tlm,version-minor = <8>;
|
|
};
|
|
};
|
|
|
|
memory@80000000 {
|
|
reg = <0x80000000 0x80000000>;
|
|
};
|
|
|
|
reserved-memory {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges;
|
|
|
|
linux,cma@80000000 {
|
|
compatible = "shared-dma-pool";
|
|
alloc-ranges = <0x80000000 0x30000000>;
|
|
size = <0x10000000>;
|
|
linux,cma-default;
|
|
reusable;
|
|
};
|
|
|
|
trustzone@bfe00000 {
|
|
reg = <0xbfe00000 0x200000>;
|
|
no-map;
|
|
};
|
|
};
|
|
|
|
host1x@50000000 {
|
|
hdmi@54280000 {
|
|
status = "okay";
|
|
|
|
hdmi-supply = <&hdmi_5v0_sys>;
|
|
pll-supply = <&avdd_hdmi_pll>;
|
|
vdd-supply = <&avdd_hdmi>;
|
|
|
|
port {
|
|
hdmi_out: endpoint {
|
|
remote-endpoint = <&connector_in>;
|
|
};
|
|
};
|
|
};
|
|
|
|
dsi@54300000 {
|
|
status = "okay";
|
|
|
|
avdd-dsi-csi-supply = <&avdd_dsi_csi>;
|
|
|
|
nvidia,ganged-mode = <&dsib>;
|
|
|
|
panel_primary: panel@0 {
|
|
compatible = "sharp,lq101r1sx01";
|
|
reg = <0>;
|
|
|
|
link2 = <&panel_secondary>;
|
|
|
|
power-supply = <&dvdd_1v8_lcd>;
|
|
backlight = <&backlight>;
|
|
};
|
|
};
|
|
|
|
dsi@54400000 {
|
|
status = "okay";
|
|
|
|
avdd-dsi-csi-supply = <&avdd_dsi_csi>;
|
|
|
|
panel_secondary: panel@0 {
|
|
compatible = "sharp,lq101r1sx01";
|
|
reg = <0>;
|
|
};
|
|
};
|
|
};
|
|
|
|
vde@6001a000 {
|
|
assigned-clocks = <&tegra_car TEGRA114_CLK_VDE>;
|
|
assigned-clock-parents = <&tegra_car TEGRA114_CLK_PLL_P>;
|
|
assigned-clock-rates = <408000000>;
|
|
};
|
|
|
|
pinmux@70000868 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&state_default>;
|
|
|
|
state_default: pinmux {
|
|
/* WLAN SDIO pinmux */
|
|
sdmmc1-clk {
|
|
nvidia,pins = "sdmmc1_clk_pz0";
|
|
nvidia,function = "sdmmc1";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
sdmmc1-cmd {
|
|
nvidia,pins = "sdmmc1_cmd_pz1",
|
|
"sdmmc1_dat0_py7",
|
|
"sdmmc1_dat1_py6",
|
|
"sdmmc1_dat2_py5",
|
|
"sdmmc1_dat3_py4";
|
|
nvidia,function = "sdmmc1";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
wlan-power {
|
|
nvidia,pins = "clk2_req_pcc5";
|
|
nvidia,function = "rsvd2";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
wlan-reset {
|
|
nvidia,pins = "gpio_x7_aud_px7";
|
|
nvidia,function = "rsvd1";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
wlan-host-wake {
|
|
nvidia,pins = "pu5";
|
|
nvidia,function = "pwm2";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
wlan-3v3-com {
|
|
nvidia,pins = "pu1";
|
|
nvidia,function = "rsvd1";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
/* UART-A pinmux */
|
|
uarta-cts {
|
|
nvidia,pins = "kb_row10_ps2";
|
|
nvidia,function = "uarta";
|
|
nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
uarta-rts {
|
|
nvidia,pins = "kb_row9_ps1";
|
|
nvidia,function = "uarta";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
/* GNSS UART-B pinmux */
|
|
uartb-cts {
|
|
nvidia,pins = "uart2_cts_n_pj5";
|
|
nvidia,function = "uartb";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
uartb-rts {
|
|
nvidia,pins = "uart2_rts_n_pj6";
|
|
nvidia,function = "uartb";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
uartb-rxd {
|
|
nvidia,pins = "uart2_rxd_pc3";
|
|
nvidia,function = "irda";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
uartb-txd {
|
|
nvidia,pins = "uart2_txd_pc2";
|
|
nvidia,function = "irda";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
/* Bluetooth UART-C pinmux */
|
|
uartc-cts-rxd {
|
|
nvidia,pins = "uart3_cts_n_pa1",
|
|
"uart3_rxd_pw7";
|
|
nvidia,function = "uartc";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
uartc-rts-txd {
|
|
nvidia,pins = "uart3_rts_n_pc0",
|
|
"uart3_txd_pw6";
|
|
nvidia,function = "uartc";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
bt-shutdown {
|
|
nvidia,pins = "kb_col6_pq6",
|
|
"kb_col7_pq7";
|
|
nvidia,function = "rsvd2";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
bt-dev-wake {
|
|
nvidia,pins = "clk3_req_pee1";
|
|
nvidia,function = "rsvd2";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
bt-host-wake {
|
|
nvidia,pins = "pu6";
|
|
nvidia,function = "pwm3";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
bt-pcm-dap4-out {
|
|
nvidia,pins = "dap4_fs_pp4",
|
|
"dap4_dout_pp6",
|
|
"dap4_sclk_pp7";
|
|
nvidia,function = "i2s3";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
bt-pcm-dap4-in {
|
|
nvidia,pins = "dap4_din_pp5";
|
|
nvidia,function = "i2s3";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
/* UART-D pinmux */
|
|
uartd-cts {
|
|
nvidia,pins = "gmi_a17_pb0";
|
|
nvidia,function = "uartd";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
uartd-rts {
|
|
nvidia,pins = "gmi_a16_pj7",
|
|
"gmi_a19_pk7";
|
|
nvidia,function = "uartd";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
/* MicroSD pinmux */
|
|
sdmmc3-clk {
|
|
nvidia,pins = "sdmmc3_clk_pa6";
|
|
nvidia,function = "sdmmc3";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
sdmmc3-data {
|
|
nvidia,pins = "sdmmc3_cmd_pa7",
|
|
"sdmmc3_dat0_pb7",
|
|
"sdmmc3_dat1_pb6",
|
|
"sdmmc3_dat2_pb5",
|
|
"sdmmc3_dat3_pb4",
|
|
"kb_col4_pq4",
|
|
"sdmmc3_cd_n_pv2",
|
|
"sdmmc3_clk_lb_out_pee4",
|
|
"sdmmc3_clk_lb_in_pee5";
|
|
nvidia,function = "sdmmc3";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
microsd-pwr {
|
|
nvidia,pins = "gmi_clk_pk1";
|
|
nvidia,function = "gmi";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
/* EMMC pinmux */
|
|
sdmmc4-clk-cmd {
|
|
nvidia,pins = "sdmmc4_clk_pcc4";
|
|
nvidia,function = "sdmmc4";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
sdmmc4-data {
|
|
nvidia,pins = "sdmmc4_cmd_pt7",
|
|
"sdmmc4_dat0_paa0",
|
|
"sdmmc4_dat1_paa1",
|
|
"sdmmc4_dat2_paa2",
|
|
"sdmmc4_dat3_paa3",
|
|
"sdmmc4_dat4_paa4",
|
|
"sdmmc4_dat5_paa5",
|
|
"sdmmc4_dat6_paa6",
|
|
"sdmmc4_dat7_paa7";
|
|
nvidia,function = "sdmmc4";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
/* I2C pinmux */
|
|
gen1-i2c {
|
|
nvidia,pins = "gen1_i2c_scl_pc4",
|
|
"gen1_i2c_sda_pc5";
|
|
nvidia,function = "i2c1";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
nvidia,open-drain = <TEGRA_PIN_ENABLE>;
|
|
nvidia,lock = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
gen2-i2c {
|
|
nvidia,pins = "gen2_i2c_scl_pt5",
|
|
"gen2_i2c_sda_pt6";
|
|
nvidia,function = "i2c2";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
nvidia,open-drain = <TEGRA_PIN_ENABLE>;
|
|
nvidia,lock = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
cam-i2c {
|
|
nvidia,pins = "cam_i2c_scl_pbb1",
|
|
"cam_i2c_sda_pbb2";
|
|
nvidia,function = "i2c3";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
nvidia,open-drain = <TEGRA_PIN_ENABLE>;
|
|
nvidia,lock = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
ddc-i2c {
|
|
nvidia,pins = "ddc_scl_pv4",
|
|
"ddc_sda_pv5";
|
|
nvidia,function = "i2c4";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
nvidia,lock = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
pwr-i2c {
|
|
nvidia,pins = "pwr_i2c_scl_pz6",
|
|
"pwr_i2c_sda_pz7";
|
|
nvidia,function = "i2cpwr";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
nvidia,open-drain = <TEGRA_PIN_ENABLE>;
|
|
nvidia,lock = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
/* SPI pinmux */
|
|
spi1-out {
|
|
nvidia,pins = "ulpi_clk_py0",
|
|
"ulpi_nxt_py2",
|
|
"ulpi_stp_py3";
|
|
nvidia,function = "spi1";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
spi1-in {
|
|
nvidia,pins = "ulpi_dir_py1";
|
|
nvidia,function = "spi1";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
spi2 {
|
|
nvidia,pins = "ulpi_data4_po5",
|
|
"ulpi_data7_po0";
|
|
nvidia,function = "spi2";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
spi4-out {
|
|
nvidia,pins = "gmi_ad6_pg6",
|
|
"gmi_wr_n_pi0";
|
|
nvidia,function = "spi4";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
spi4-in {
|
|
nvidia,pins = "gmi_ad5_pg5",
|
|
"gmi_ad7_pg7";
|
|
nvidia,function = "spi4";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
/* GPIO keys pinmux */
|
|
hall-switch {
|
|
nvidia,pins = "ulpi_data4_po5";
|
|
nvidia,function = "spi2";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
lineout-switch {
|
|
nvidia,pins = "gpio_x5_aud_px5";
|
|
nvidia,function = "rsvd1";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
power-key {
|
|
nvidia,pins = "kb_col0_pq0";
|
|
nvidia,function = "kbc";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_ENABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
volume-keys {
|
|
nvidia,pins = "kb_row1_pr1",
|
|
"kb_row2_pr2";
|
|
nvidia,function = "rsvd2";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_ENABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
/* Sensors pinmux */
|
|
nct-irq {
|
|
nvidia,pins = "ulpi_data3_po4";
|
|
nvidia,function = "ulpi";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
mpu-irq {
|
|
nvidia,pins = "kb_row3_pr3";
|
|
nvidia,function = "rsvd3";
|
|
nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
/* HDMI pinmux */
|
|
hdmi-hpd {
|
|
nvidia,pins = "hdmi_int_pn7";
|
|
nvidia,function = "rsvd1";
|
|
nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
hdmi-en {
|
|
nvidia,pins = "dap3_dout_pp2";
|
|
nvidia,function = "i2s2";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
hdmi-cec {
|
|
nvidia,pins = "hdmi_cec_pee3";
|
|
nvidia,function = "cec";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
/* LED pinmux */
|
|
backlight-pwm {
|
|
nvidia,pins = "gmi_ad9_ph1";
|
|
nvidia,function = "pwm1";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
backlight-en {
|
|
nvidia,pins = "gmi_ad10_ph2";
|
|
nvidia,function = "gmi";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
/* Touchscreen pinmux */
|
|
touch-irq {
|
|
nvidia,pins = "gmi_cs4_n_pk2";
|
|
nvidia,function = "gmi";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
touch-rst {
|
|
nvidia,pins = "gmi_cs3_n_pk4";
|
|
nvidia,function = "gmi";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
touch-pwr {
|
|
nvidia,pins = "gmi_ad8_ph0";
|
|
nvidia,function = "gmi";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
touch-vio {
|
|
nvidia,pins = "gmi_ad12_ph4";
|
|
nvidia,function = "rsvd4";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
/* AUDIO pinmux */
|
|
audio-ldo1 {
|
|
nvidia,pins = "sdmmc1_wp_n_pv3";
|
|
nvidia,function = "sdmmc1";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
hp-detect {
|
|
nvidia,pins = "kb_row7_pr7";
|
|
nvidia,function = "rsvd2";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
dap-i2s0-in {
|
|
nvidia,pins = "dap1_din_pn1";
|
|
nvidia,function = "i2s0";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
dap-i2s0-out {
|
|
nvidia,pins = "dap1_dout_pn2",
|
|
"dap1_fs_pn0",
|
|
"dap1_sclk_pn3";
|
|
nvidia,function = "i2s0";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
dap-i2s1-in {
|
|
nvidia,pins = "dap2_din_pa4";
|
|
nvidia,function = "i2s1";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
dap-i2s1-out {
|
|
nvidia,pins = "dap2_dout_pa5",
|
|
"dap2_fs_pa2",
|
|
"dap2_sclk_pa3";
|
|
nvidia,function = "i2s1";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
dap-i2s2-in {
|
|
nvidia,pins = "dap3_fs_pp0",
|
|
"dap3_sclk_pp3";
|
|
nvidia,function = "i2s2";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_ENABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
dap-i2s2-out {
|
|
nvidia,pins = "dap3_din_pp1";
|
|
nvidia,function = "i2s2";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
spdif-in {
|
|
nvidia,pins = "spdif_in_pk6";
|
|
nvidia,function = "rsvd3";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
spdif-out {
|
|
nvidia,pins = "spdif_out_pk5";
|
|
nvidia,function = "rsvd2";
|
|
nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
|
|
nvidia,tristate = <TEGRA_PIN_ENABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
/* AsusEC pinmux */
|
|
ec-irq {
|
|
nvidia,pins = "kb_col5_pq5";
|
|
nvidia,function = "kbc";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
ec-req {
|
|
nvidia,pins = "kb_col2_pq2";
|
|
nvidia,function = "kbc";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
hotplug-i2c {
|
|
nvidia,pins = "ulpi_data7_po0";
|
|
nvidia,function = "spi2";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
ps2-irq {
|
|
nvidia,pins = "gpio_w2_aud_pw2";
|
|
nvidia,function = "spi6";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
kbd-irq {
|
|
nvidia,pins = "gmi_cs0_n_pj0";
|
|
nvidia,function = "rsvd1";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
dvfs-pin {
|
|
nvidia,pins = "dvfs_pwm_px0",
|
|
"dvfs_clk_px2";
|
|
nvidia,function = "cldvfs";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
/* Core pinmux */
|
|
clk-32k-out {
|
|
nvidia,pins = "clk_32k_out_pa0";
|
|
nvidia,function = "soc";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
sys-clk-req {
|
|
nvidia,pins = "sys_clk_req_pz5";
|
|
nvidia,function = "sysclk";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
core-pwr-req {
|
|
nvidia,pins = "core_pwr_req";
|
|
nvidia,function = "pwron";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
cpu-pwr-req {
|
|
nvidia,pins = "cpu_pwr_req";
|
|
nvidia,function = "cpu";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
pwr-int-n {
|
|
nvidia,pins = "pwr_int_n";
|
|
nvidia,function = "pmi";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
clk-32k-in {
|
|
nvidia,pins = "clk_32k_in";
|
|
nvidia,function = "clk";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
owr {
|
|
nvidia,pins = "owr";
|
|
nvidia,function = "rsvd2";
|
|
nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
|
|
nvidia,tristate = <TEGRA_PIN_ENABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
reset-out-n {
|
|
nvidia,pins = "reset_out_n";
|
|
nvidia,function = "reset_out_n";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
/* ULPI pinmux */
|
|
ulpi-data0-6 {
|
|
nvidia,pins = "ulpi_data0_po1",
|
|
"ulpi_data6_po7";
|
|
nvidia,function = "ulpi";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
ulpi-data1-5 {
|
|
nvidia,pins = "ulpi_data1_po2",
|
|
"ulpi_data5_po6";
|
|
nvidia,function = "ulpi";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_ENABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
ulpi-data2-3 {
|
|
nvidia,pins = "ulpi_data2_po3",
|
|
"ulpi_data3_po4";
|
|
nvidia,function = "ulpi";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
/* PORT V */
|
|
pv0-gpio {
|
|
nvidia,pins = "pv0";
|
|
nvidia,function = "rsvd2";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
pv1-gpio {
|
|
nvidia,pins = "pv1";
|
|
nvidia,function = "rsvd1";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
/* PORT U */
|
|
pu0-gpio {
|
|
nvidia,pins = "pu0";
|
|
nvidia,function = "rsvd3";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
pu2-gpio {
|
|
nvidia,pins = "pu2";
|
|
nvidia,function = "rsvd1";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
/* PWM pinmux */
|
|
pwm0 {
|
|
nvidia,pins = "pu3";
|
|
nvidia,function = "pwm0";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
pwm1 {
|
|
nvidia,pins = "pu4";
|
|
nvidia,function = "pwm1";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
/* EXTPERIPH pinmux */
|
|
clk1-out {
|
|
nvidia,pins = "clk1_out_pw4";
|
|
nvidia,function = "extperiph1";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
clk2-out {
|
|
nvidia,pins = "clk2_out_pw5";
|
|
nvidia,function = "extperiph2";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
clk3-out {
|
|
nvidia,pins = "clk3_out_pee0";
|
|
nvidia,function = "extperiph3";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
clk1-req {
|
|
nvidia,pins = "clk1_req_pee2";
|
|
nvidia,function = "rsvd3";
|
|
nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
|
|
nvidia,tristate = <TEGRA_PIN_ENABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
/* GMI pinmux */
|
|
gmi-wp-n {
|
|
nvidia,pins = "gmi_wp_n_pc7";
|
|
nvidia,function = "rsvd1";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_ENABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
gmi-adv {
|
|
nvidia,pins = "gmi_adv_n_pk0";
|
|
nvidia,function = "rsvd1";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
gmi-ad0-ad1 {
|
|
nvidia,pins = "gmi_ad0_pg0",
|
|
"gmi_ad1_pg1";
|
|
nvidia,function = "rsvd1";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
gmi-ad2-ad3 {
|
|
nvidia,pins = "gmi_ad2_pg2",
|
|
"gmi_ad3_pg3";
|
|
nvidia,function = "rsvd1";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
gmi-iordy {
|
|
nvidia,pins = "gmi_iordy_pi5";
|
|
nvidia,function = "rsvd2";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
gmi-a18 {
|
|
nvidia,pins = "gmi_a18_pb1";
|
|
nvidia,function = "rsvd2";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_ENABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
gmi-wait {
|
|
nvidia,pins = "gmi_wait_pi7";
|
|
nvidia,function = "nand";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
gmi-cs6-n {
|
|
nvidia,pins = "gmi_cs6_n_pi3";
|
|
nvidia,function = "nand";
|
|
nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
|
|
nvidia,tristate = <TEGRA_PIN_ENABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
gmi-cs7-n {
|
|
nvidia,pins = "gmi_cs7_n_pi6";
|
|
nvidia,function = "nand";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
gmi-dqs-p {
|
|
nvidia,pins = "gmi_dqs_p_pj3";
|
|
nvidia,function = "nand";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_ENABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
gmi-cs2-ad {
|
|
nvidia,pins = "gmi_cs2_n_pk3",
|
|
"gmi_ad14_ph6",
|
|
"gmi_ad15_ph7";
|
|
nvidia,function = "gmi";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_ENABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
gmi-cs4-clk {
|
|
nvidia,pins = "gmi_cs4_n_pk2",
|
|
"gmi_clk_lb";
|
|
nvidia,function = "gmi";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
gmi-ad11 {
|
|
nvidia,pins = "gmi_ad11_ph3";
|
|
nvidia,function = "gmi";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
gmi-cs1-oe {
|
|
nvidia,pins = "gmi_cs1_n_pj2",
|
|
"gmi_oe_n_pi1";
|
|
nvidia,function = "soc";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
gmi-ad4 {
|
|
nvidia,pins = "gmi_ad4_pg4";
|
|
nvidia,function = "rsvd4";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
gmi-ad13 {
|
|
nvidia,pins = "gmi_ad13_ph5";
|
|
nvidia,function = "rsvd4";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_ENABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
gmi-rst-n {
|
|
nvidia,pins = "gmi_rst_n_pi4";
|
|
nvidia,function = "rsvd4";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
/* PORT CC */
|
|
pcc-gpio {
|
|
nvidia,pins = "pcc1", "pcc2";
|
|
nvidia,function = "rsvd2";
|
|
nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
/* PORT BB */
|
|
pbb3-gpio {
|
|
nvidia,pins = "pbb3";
|
|
nvidia,function = "rsvd4";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
pbb4-5-6-gpio {
|
|
nvidia,pins = "pbb4", "pbb5", "pbb6";
|
|
nvidia,function = "rsvd4";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
pbb7-gpio {
|
|
nvidia,pins = "pbb7";
|
|
nvidia,function = "rsvd2";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
/* KBC pinmux */
|
|
kb-r0-c1 {
|
|
nvidia,pins = "kb_row0_pr0",
|
|
"kb_col1_pq1";
|
|
nvidia,function = "rsvd2";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
kb-row4 {
|
|
nvidia,pins = "kb_row4_pr4";
|
|
nvidia,function = "kbc";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_ENABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
kb-row5 {
|
|
nvidia,pins = "kb_row5_pr5";
|
|
nvidia,function = "kbc";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_ENABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
kb-row6 {
|
|
nvidia,pins = "kb_row6_pr6";
|
|
nvidia,function = "kbc";
|
|
nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
kb-r8-c3 {
|
|
nvidia,pins = "kb_row8_ps0",
|
|
"kb_col3_pq3";
|
|
nvidia,function = "kbc";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
/* VI pinmux */
|
|
cam-mclk {
|
|
nvidia,pins = "cam_mclk_pcc0",
|
|
"pbb0";
|
|
nvidia,function = "vi_alt3";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
/* AUD pinmux */
|
|
gpio-x4-aud {
|
|
nvidia,pins = "gpio_x4_aud_px4";
|
|
nvidia,function = "rsvd1";
|
|
nvidia,pull = <TEGRA_PIN_PULL_NONE>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
gpio-x1-aud {
|
|
nvidia,pins = "gpio_x1_aud_px1";
|
|
nvidia,function = "rsvd2";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
gpio-x3-aud {
|
|
nvidia,pins = "gpio_x3_aud_px3";
|
|
nvidia,function = "rsvd3";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
gpio-x6-aud {
|
|
nvidia,pins = "gpio_x6_aud_px6";
|
|
nvidia,function = "rsvd4";
|
|
nvidia,pull = <TEGRA_PIN_PULL_UP>;
|
|
nvidia,tristate = <TEGRA_PIN_DISABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_ENABLE>;
|
|
};
|
|
|
|
usb-vbus {
|
|
nvidia,pins = "usb_vbus_en0_pn4",
|
|
"usb_vbus_en1_pn5";
|
|
nvidia,function = "rsvd2";
|
|
nvidia,pull = <TEGRA_PIN_PULL_DOWN>;
|
|
nvidia,tristate = <TEGRA_PIN_ENABLE>;
|
|
nvidia,enable-input = <TEGRA_PIN_DISABLE>;
|
|
};
|
|
|
|
/* GPIO power/drive control */
|
|
drive-sdio1 {
|
|
nvidia,pins = "drive_sdio1";
|
|
nvidia,high-speed-mode = <TEGRA_PIN_ENABLE>;
|
|
nvidia,schmitt = <TEGRA_PIN_DISABLE>;
|
|
nvidia,pull-down-strength = <36>;
|
|
nvidia,pull-up-strength = <20>;
|
|
nvidia,slew-rate-rising = <TEGRA_PIN_SLEW_RATE_SLOW>;
|
|
nvidia,slew-rate-falling = <TEGRA_PIN_SLEW_RATE_SLOW>;
|
|
};
|
|
|
|
drive-sdio3 {
|
|
nvidia,pins = "drive_sdio3";
|
|
nvidia,high-speed-mode = <TEGRA_PIN_ENABLE>;
|
|
nvidia,schmitt = <TEGRA_PIN_DISABLE>;
|
|
nvidia,pull-down-strength = <22>;
|
|
nvidia,pull-up-strength = <36>;
|
|
nvidia,slew-rate-rising = <TEGRA_PIN_SLEW_RATE_FASTEST>;
|
|
nvidia,slew-rate-falling = <TEGRA_PIN_SLEW_RATE_FASTEST>;
|
|
};
|
|
|
|
drive-gma {
|
|
nvidia,pins = "drive_gma";
|
|
nvidia,high-speed-mode = <TEGRA_PIN_ENABLE>;
|
|
nvidia,schmitt = <TEGRA_PIN_DISABLE>;
|
|
nvidia,pull-down-strength = <2>;
|
|
nvidia,pull-up-strength = <2>;
|
|
nvidia,slew-rate-rising = <TEGRA_PIN_SLEW_RATE_FASTEST>;
|
|
nvidia,slew-rate-falling = <TEGRA_PIN_SLEW_RATE_FASTEST>;
|
|
};
|
|
};
|
|
};
|
|
|
|
serial@70006040 {
|
|
/* GPS */
|
|
};
|
|
|
|
serial@70006200 {
|
|
compatible = "nvidia,tegra114-hsuart", "nvidia,tegra30-hsuart";
|
|
reset-names = "serial";
|
|
/delete-property/ reg-shift;
|
|
status = "okay";
|
|
|
|
nvidia,adjust-baud-rates = <0 9600 100>,
|
|
<9600 115200 200>,
|
|
<1000000 4000000 136>;
|
|
|
|
bluetooth {
|
|
compatible = "brcm,bcm4334-bt";
|
|
max-speed = <4000000>;
|
|
|
|
clocks = <&tegra_pmc TEGRA_PMC_CLK_BLINK>;
|
|
clock-names = "txco";
|
|
|
|
interrupt-parent = <&gpio>;
|
|
interrupts = <TEGRA_GPIO(U, 6) IRQ_TYPE_EDGE_RISING>;
|
|
interrupt-names = "host-wakeup";
|
|
|
|
device-wakeup-gpios = <&gpio TEGRA_GPIO(EE, 1) GPIO_ACTIVE_HIGH>;
|
|
shutdown-gpios = <&gpio TEGRA_GPIO(Q, 7) GPIO_ACTIVE_HIGH>;
|
|
reset-gpios = <&gpio TEGRA_GPIO(Q, 6) GPIO_ACTIVE_LOW>;
|
|
|
|
vbat-supply = <&vdd_3v3_com>;
|
|
vddio-supply = <&vdd_1v8_vio>;
|
|
};
|
|
};
|
|
|
|
serial@70006300 {
|
|
/delete-property/ dmas;
|
|
/delete-property/ dma-names;
|
|
status = "okay";
|
|
};
|
|
|
|
pwm@7000a000 {
|
|
status = "okay";
|
|
};
|
|
|
|
i2c@7000c000 {
|
|
status = "okay";
|
|
clock-frequency = <100000>;
|
|
|
|
magnetometer@c {
|
|
compatible = "asahi-kasei,ak09911";
|
|
reg = <0xc>;
|
|
|
|
/* no DRDY (polling) */
|
|
|
|
vdd-supply = <&vdd_2v85_sen>;
|
|
vid-supply = <&vdd_1v8_vio>;
|
|
|
|
mount-matrix = "0", "1", "0",
|
|
"1", "0", "0",
|
|
"0", "0","-1";
|
|
};
|
|
|
|
rt5639: audio-codec@1c {
|
|
compatible = "realtek,rt5639";
|
|
reg = <0x1c>;
|
|
|
|
realtek,ldo1-en-gpios =
|
|
<&gpio TEGRA_GPIO(V, 3) GPIO_ACTIVE_HIGH>;
|
|
|
|
clocks = <&tegra_pmc TEGRA_PMC_CLK_OUT_1>;
|
|
clock-names = "mclk";
|
|
};
|
|
|
|
temp_sensor: temperature-sensor@4c {
|
|
compatible = "onnn,nct1008";
|
|
reg = <0x4c>;
|
|
|
|
interrupt-parent = <&gpio>;
|
|
interrupts = <TEGRA_GPIO(O, 4) IRQ_TYPE_EDGE_FALLING>;
|
|
|
|
vcc-supply = <&vdd_1v8_vio>;
|
|
#thermal-sensor-cells = <1>;
|
|
};
|
|
|
|
motion-tracker@68 {
|
|
compatible = "invensense,mpu6500";
|
|
reg = <0x68>;
|
|
|
|
interrupt-parent = <&gpio>;
|
|
interrupts = <TEGRA_GPIO(R, 3) IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
vdd-supply = <&vdd_2v85_sen>;
|
|
vddio-supply = <&vdd_1v8_vio>;
|
|
|
|
mount-matrix = "0", "-1", "0",
|
|
"1", "0", "0",
|
|
"0", "0", "1";
|
|
};
|
|
};
|
|
|
|
i2c@7000c400 {
|
|
status = "okay";
|
|
clock-frequency = <100000>;
|
|
|
|
power-sensor@44 {
|
|
compatible = "ti,ina230";
|
|
reg = <0x44>;
|
|
|
|
shunt-resistor = <5000>;
|
|
};
|
|
};
|
|
|
|
i2c@7000c500 {
|
|
status = "okay";
|
|
clock-frequency = <400000>;
|
|
|
|
light-sensor@1c {
|
|
compatible = "dynaimage,al3320a";
|
|
reg = <0x1c>;
|
|
|
|
vdd-supply = <&vdd_1v8_vio>;
|
|
};
|
|
};
|
|
|
|
hdmi_ddc: i2c@7000c700 {
|
|
status = "okay";
|
|
clock-frequency = <10000>;
|
|
};
|
|
|
|
i2c@7000d000 {
|
|
status = "okay";
|
|
clock-frequency = <400000>;
|
|
|
|
palmas: pmic@58 {
|
|
compatible = "ti,tps65913", "ti,palmas";
|
|
reg = <0x58>;
|
|
interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
|
|
|
|
#interrupt-cells = <2>;
|
|
interrupt-controller;
|
|
|
|
ti,system-power-controller;
|
|
|
|
palmas_gpadc: adc {
|
|
compatible = "ti,palmas-gpadc";
|
|
interrupts = <18 IRQ_TYPE_NONE>,
|
|
<16 IRQ_TYPE_NONE>,
|
|
<17 IRQ_TYPE_NONE>;
|
|
|
|
ti,channel0-current-microamp = <5>;
|
|
ti,channel3-current-microamp = <400>;
|
|
ti,enable-extended-delay;
|
|
|
|
#io-channel-cells = <1>;
|
|
};
|
|
|
|
palmas_extcon: extcon {
|
|
compatible = "ti,palmas-usb-vid";
|
|
ti,enable-vbus-detection;
|
|
ti,enable-id-detection;
|
|
};
|
|
|
|
palmas_gpio: gpio {
|
|
compatible = "ti,palmas-gpio";
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
};
|
|
|
|
palmas_clk32kg@0 {
|
|
compatible = "ti,palmas-clk32kg";
|
|
#clock-cells = <0>;
|
|
};
|
|
|
|
pinmux {
|
|
compatible = "ti,tps65913-pinctrl";
|
|
ti,palmas-enable-dvfs1;
|
|
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&palmas_default>;
|
|
|
|
palmas_default: pinmux {
|
|
pin_gpio0 {
|
|
pins = "gpio0";
|
|
function = "gpio";
|
|
};
|
|
|
|
pin_gpio1 {
|
|
pins = "gpio1";
|
|
function = "gpio";
|
|
};
|
|
|
|
pin_gpio2 {
|
|
pins = "gpio2";
|
|
function = "gpio";
|
|
};
|
|
|
|
pin_gpio3 {
|
|
pins = "gpio3";
|
|
function = "gpio";
|
|
};
|
|
|
|
pin_gpio4 {
|
|
pins = "gpio4";
|
|
function = "gpio";
|
|
};
|
|
|
|
pin_gpio5 {
|
|
pins = "gpio5";
|
|
function = "gpio";
|
|
};
|
|
|
|
pin_gpio6 {
|
|
pins = "gpio6";
|
|
function = "gpio";
|
|
};
|
|
|
|
pin_gpio7 {
|
|
pins = "gpio7";
|
|
function = "gpio";
|
|
};
|
|
|
|
pin_powergood {
|
|
pins = "powergood";
|
|
function = "powergood";
|
|
};
|
|
|
|
pin_vac {
|
|
pins = "vac";
|
|
function = "vac";
|
|
};
|
|
};
|
|
};
|
|
|
|
pmic {
|
|
compatible = "ti,tps65913-pmic", "ti,palmas-pmic";
|
|
|
|
ldo1-in-supply = <&vddio_ddr>;
|
|
ldo2-in-supply = <&vddio_ddr>;
|
|
ldo4-in-supply = <&vdd_1v8_vio>;
|
|
ldo5-in-supply = <&vcore_emmc>;
|
|
ldo6-in-supply = <&vcore_emmc>;
|
|
ldo7-in-supply = <&vcore_emmc>;
|
|
ldo9-in-supply = <&vcore_emmc>;
|
|
ldoln-in-supply = <&vdd_smps10_out2>;
|
|
|
|
regulators {
|
|
vdd_cpu: smps123 {
|
|
regulator-name = "vdd_cpu";
|
|
regulator-min-microvolt = <900000>;
|
|
regulator-max-microvolt = <1350000>;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
ti,roof-floor = <1>;
|
|
ti,mode-sleep = <3>;
|
|
};
|
|
|
|
vdd_core: smps45 {
|
|
regulator-name = "vdd_core";
|
|
regulator-min-microvolt = <900000>;
|
|
regulator-max-microvolt = <1400000>;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
ti,roof-floor = <3>;
|
|
};
|
|
|
|
/* smps6 disabled */
|
|
|
|
vddio_ddr: smps7 {
|
|
regulator-name = "vddio_ddr";
|
|
regulator-min-microvolt = <1350000>;
|
|
regulator-max-microvolt = <1350000>;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
};
|
|
|
|
vdd_1v8_vio: smps8 {
|
|
regulator-name = "vdd_1v8";
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
};
|
|
|
|
vcore_emmc: smps9 {
|
|
regulator-name = "vdd_emmc";
|
|
regulator-min-microvolt = <2900000>;
|
|
regulator-max-microvolt = <2900000>;
|
|
regulator-boot-on;
|
|
};
|
|
|
|
smps10_out1 {
|
|
regulator-name = "vd_smps10_out1";
|
|
regulator-min-microvolt = <5000000>;
|
|
regulator-max-microvolt = <5000000>;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
};
|
|
|
|
vdd_smps10_out2: smps10_out2 {
|
|
regulator-name = "vd_smps10_out2";
|
|
regulator-min-microvolt = <5000000>;
|
|
regulator-max-microvolt = <5000000>;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
};
|
|
|
|
avdd_hdmi_pll: ldo1 {
|
|
regulator-name = "avdd_hdmi_pll";
|
|
regulator-min-microvolt = <1050000>;
|
|
regulator-max-microvolt = <1050000>;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
ti,roof-floor = <3>;
|
|
};
|
|
|
|
avdd_dsi_csi: ldo2 {
|
|
regulator-name = "avdd_dsi_csi";
|
|
regulator-min-microvolt = <1200000>;
|
|
regulator-max-microvolt = <1200000>;
|
|
regulator-boot-on;
|
|
};
|
|
|
|
ldo3 {
|
|
regulator-name = "vpp_fuse";
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
};
|
|
|
|
vdd_1v2_cam: ldo4 {
|
|
regulator-name = "vdd_1v2_cam";
|
|
regulator-min-microvolt = <1200000>;
|
|
regulator-max-microvolt = <1200000>;
|
|
};
|
|
|
|
avdd_2v8_cam: ldo5 {
|
|
regulator-name = "avdd_cam2";
|
|
regulator-min-microvolt = <2800000>;
|
|
regulator-max-microvolt = <2800000>;
|
|
};
|
|
|
|
vdd_2v85_sen: ldo6 {
|
|
regulator-name = "vdd_dev";
|
|
regulator-min-microvolt = <2850000>;
|
|
regulator-max-microvolt = <2850000>;
|
|
};
|
|
|
|
avdd_2v8_af: ldo7 {
|
|
regulator-name = "avdd_2v8_cam";
|
|
regulator-min-microvolt = <2800000>;
|
|
regulator-max-microvolt = <2800000>;
|
|
};
|
|
|
|
ldo8 {
|
|
regulator-name = "vdd_rtc";
|
|
regulator-min-microvolt = <950000>;
|
|
regulator-max-microvolt = <950000>;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
ti,enable-ldo8-tracking;
|
|
};
|
|
|
|
vddio_usd: ldo9 {
|
|
regulator-name = "vddio_usd";
|
|
/* min voltage of 1.8v is not stable */
|
|
regulator-min-microvolt = <2900000>;
|
|
regulator-max-microvolt = <2900000>;
|
|
};
|
|
|
|
avdd_hdmi: ldoln {
|
|
regulator-name = "avdd_hdmi";
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-boot-on;
|
|
};
|
|
|
|
avdd_usb: ldousb {
|
|
regulator-name = "avdd_usb";
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-boot-on;
|
|
};
|
|
};
|
|
};
|
|
|
|
rtc {
|
|
compatible = "ti,palmas-rtc";
|
|
interrupt-parent = <&palmas>;
|
|
interrupts = <8 IRQ_TYPE_NONE>;
|
|
};
|
|
};
|
|
};
|
|
|
|
pmc@7000e400 {
|
|
status = "okay";
|
|
nvidia,suspend-mode = <2>;
|
|
nvidia,cpu-pwr-good-time = <300>;
|
|
nvidia,cpu-pwr-off-time = <300>;
|
|
nvidia,core-pwr-good-time = <641 3845>;
|
|
nvidia,core-pwr-off-time = <2000>;
|
|
nvidia,core-power-req-active-high;
|
|
nvidia,sys-clock-req-active-high;
|
|
|
|
/* Clear DEV_ON bit in DEV_CTRL register of TPS65913 PMIC */
|
|
i2c-thermtrip {
|
|
nvidia,i2c-controller-id = <4>;
|
|
nvidia,bus-addr = <0x58>;
|
|
nvidia,reg-addr = <0xA0>;
|
|
nvidia,reg-data = <0x00>;
|
|
};
|
|
};
|
|
|
|
ahub@70080000 {
|
|
/* HIFI CODEC (i2s1) */
|
|
i2s@70080400 {
|
|
status = "okay";
|
|
};
|
|
|
|
/* BT SCO (i2s3) */
|
|
i2s@70080600 {
|
|
status = "okay";
|
|
};
|
|
};
|
|
|
|
brcm_wifi_pwrseq: pwrseq-wifi {
|
|
compatible = "mmc-pwrseq-simple";
|
|
|
|
clocks = <&tegra_pmc TEGRA_PMC_CLK_BLINK>;
|
|
clock-names = "ext_clock";
|
|
|
|
reset-gpios = <&gpio TEGRA_GPIO(X, 7) GPIO_ACTIVE_LOW>;
|
|
post-power-on-delay-ms = <300>;
|
|
power-off-delay-us = <300>;
|
|
};
|
|
|
|
/* WiFi */
|
|
mmc@78000000 {
|
|
status = "okay";
|
|
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
assigned-clocks = <&tegra_car TEGRA114_CLK_SDMMC1>;
|
|
assigned-clock-parents = <&tegra_car TEGRA114_CLK_PLL_P>;
|
|
assigned-clock-rates = <82000000>;
|
|
|
|
max-frequency = <82000000>;
|
|
keep-power-in-suspend;
|
|
bus-width = <4>;
|
|
non-removable;
|
|
|
|
sd-uhs-ddr50;
|
|
mmc-ddr-1_8v;
|
|
|
|
power-gpios = <&gpio TEGRA_GPIO(CC, 5) GPIO_ACTIVE_HIGH>;
|
|
|
|
nvidia,default-tap = <0x2>;
|
|
nvidia,default-trim = <0x2>;
|
|
|
|
mmc-pwrseq = <&brcm_wifi_pwrseq>;
|
|
vmmc-supply = <&vdd_3v3_com>;
|
|
vqmmc-supply = <&vdd_1v8_vio>;
|
|
|
|
wifi@1 {
|
|
compatible = "brcm,bcm4329-fmac";
|
|
reg = <1>;
|
|
|
|
interrupt-parent = <&gpio>;
|
|
interrupts = <TEGRA_GPIO(U, 5) IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupt-names = "host-wake";
|
|
};
|
|
};
|
|
|
|
/* MicroSD card */
|
|
mmc@78000400 {
|
|
status = "okay";
|
|
|
|
bus-width = <4>;
|
|
cd-gpios = <&gpio TEGRA_GPIO(V, 2) GPIO_ACTIVE_LOW>;
|
|
|
|
nvidia,default-tap = <0x3>;
|
|
nvidia,default-trim = <0x3>;
|
|
|
|
vmmc-supply = <&vdd_2v9_usd>;
|
|
vqmmc-supply = <&vddio_usd>;
|
|
};
|
|
|
|
/* eMMC */
|
|
mmc@78000600 {
|
|
status = "okay";
|
|
bus-width = <8>;
|
|
|
|
non-removable;
|
|
mmc-ddr-1_8v;
|
|
|
|
vmmc-supply = <&vcore_emmc>;
|
|
vqmmc-supply = <&vdd_1v8_vio>;
|
|
};
|
|
|
|
/* Peripheral USB via ASUS connector */
|
|
usb@7d000000 {
|
|
compatible = "nvidia,tegra114-udc";
|
|
status = "okay";
|
|
dr_mode = "peripheral";
|
|
};
|
|
|
|
usb-phy@7d000000 {
|
|
status = "okay";
|
|
dr_mode = "peripheral";
|
|
vbus-supply = <&avdd_usb>;
|
|
};
|
|
|
|
/* Host USB via dock */
|
|
usb@7d008000 {
|
|
status = "okay";
|
|
};
|
|
|
|
usb-phy@7d008000 {
|
|
status = "okay";
|
|
vbus-supply = <&vdd_5v0_sys>;
|
|
};
|
|
|
|
backlight: backlight {
|
|
compatible = "pwm-backlight";
|
|
|
|
power-supply = <&vdd_3v7_bl>;
|
|
pwms = <&pwm 1 1000000>;
|
|
|
|
brightness-levels = <1 255>;
|
|
num-interpolated-steps = <254>;
|
|
default-brightness-level = <224>;
|
|
};
|
|
|
|
/* PMIC has a built-in 32KHz oscillator which is used by PMC */
|
|
clk32k_in: clock-32k {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
clock-frequency = <32768>;
|
|
clock-output-names = "pmic-oscillator";
|
|
};
|
|
|
|
connector {
|
|
compatible = "hdmi-connector";
|
|
type = "d";
|
|
|
|
hpd-gpios = <&gpio TEGRA_GPIO(N, 7) GPIO_ACTIVE_HIGH>;
|
|
ddc-i2c-bus = <&hdmi_ddc>;
|
|
|
|
port {
|
|
connector_in: endpoint {
|
|
remote-endpoint = <&hdmi_out>;
|
|
};
|
|
};
|
|
};
|
|
|
|
extcon-keys {
|
|
compatible = "gpio-keys";
|
|
|
|
switch-hall-sensor {
|
|
label = "Hall Effect Sensor";
|
|
gpios = <&gpio TEGRA_GPIO(O, 5) GPIO_ACTIVE_LOW>;
|
|
linux,input-type = <EV_SW>;
|
|
linux,code = <SW_LID>;
|
|
linux,can-disable;
|
|
wakeup-source;
|
|
};
|
|
|
|
switch-lineout-detect {
|
|
label = "Audio dock line-out detect";
|
|
gpios = <&gpio TEGRA_GPIO(X, 5) GPIO_ACTIVE_LOW>;
|
|
linux,input-type = <EV_SW>;
|
|
linux,code = <SW_LINEOUT_INSERT>;
|
|
debounce-interval = <10>;
|
|
};
|
|
};
|
|
|
|
gpio-keys {
|
|
compatible = "gpio-keys";
|
|
|
|
key-power {
|
|
label = "Power";
|
|
gpios = <&gpio TEGRA_GPIO(Q, 0) GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_POWER>;
|
|
debounce-interval = <10>;
|
|
wakeup-source;
|
|
};
|
|
|
|
key-volume-down {
|
|
label = "Volume Down";
|
|
gpios = <&gpio TEGRA_GPIO(R, 1) GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_VOLUMEDOWN>;
|
|
debounce-interval = <10>;
|
|
};
|
|
|
|
key-volume-up {
|
|
label = "Volume Up";
|
|
gpios = <&gpio TEGRA_GPIO(R, 2) GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_VOLUMEUP>;
|
|
debounce-interval = <10>;
|
|
};
|
|
};
|
|
|
|
sound {
|
|
compatible = "asus,tegra-audio-rt5639-tf701t",
|
|
"nvidia,tegra-audio-rt5640";
|
|
nvidia,model = "Asus Transformer Pad TF701T RT5639";
|
|
|
|
nvidia,audio-routing =
|
|
"Headphones", "HPOR",
|
|
"Headphones", "HPOL",
|
|
"Speakers", "SPORP",
|
|
"Speakers", "SPORN",
|
|
"Speakers", "SPOLP",
|
|
"Speakers", "SPOLN",
|
|
"IN1P", "Mic Jack",
|
|
"IN1N", "Mic Jack",
|
|
"DMIC1", "Int Mic",
|
|
"DMIC2", "Int Mic";
|
|
|
|
nvidia,i2s-controller = <&tegra_i2s1>;
|
|
nvidia,audio-codec = <&rt5639>;
|
|
|
|
nvidia,hp-det-gpios = <&gpio TEGRA_GPIO(R, 7) GPIO_ACTIVE_LOW>;
|
|
nvidia,int-mic-en-gpios = <&gpio TEGRA_GPIO(K, 3) GPIO_ACTIVE_HIGH>;
|
|
|
|
clocks = <&tegra_car TEGRA114_CLK_PLL_A>,
|
|
<&tegra_car TEGRA114_CLK_PLL_A_OUT0>,
|
|
<&tegra_pmc TEGRA_PMC_CLK_OUT_1>;
|
|
clock-names = "pll_a", "pll_a_out0", "mclk";
|
|
|
|
assigned-clocks = <&tegra_car TEGRA114_CLK_EXTERN1>,
|
|
<&tegra_pmc TEGRA_PMC_CLK_OUT_1>;
|
|
|
|
assigned-clock-parents = <&tegra_car TEGRA114_CLK_PLL_A_OUT0>,
|
|
<&tegra_car TEGRA114_CLK_EXTERN1>;
|
|
};
|
|
|
|
vdd_5v0_sys: regulator-5v0-sys {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "vdd_5v0_sys";
|
|
regulator-min-microvolt = <5000000>;
|
|
regulator-max-microvolt = <5000000>;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
};
|
|
|
|
vdd_3v3_sys: regulator-3v3-sys {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "vdd_3v3_sys";
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
};
|
|
|
|
dvdd_1v8_lcd: regulator-vdd-lcd {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "dvdd_1v8_lcd";
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
regulator-boot-on;
|
|
gpio = <&palmas_gpio 4 GPIO_ACTIVE_HIGH>;
|
|
enable-active-high;
|
|
vin-supply = <&vdd_1v8_vio>;
|
|
};
|
|
|
|
vdd_3v7_bl: regulator-bl-en {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "vdd_3v7_bl";
|
|
regulator-min-microvolt = <3700000>;
|
|
regulator-max-microvolt = <3700000>;
|
|
regulator-boot-on;
|
|
gpio = <&gpio TEGRA_GPIO(H, 2) GPIO_ACTIVE_HIGH>;
|
|
enable-active-high;
|
|
vin-supply = <&vdd_5v0_sys>;
|
|
};
|
|
|
|
hdmi_5v0_sys: regulator-hdmi {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "vdd_5v0_hdmi";
|
|
regulator-min-microvolt = <5000000>;
|
|
regulator-max-microvolt = <5000000>;
|
|
regulator-boot-on;
|
|
gpio = <&gpio TEGRA_GPIO(P, 2) GPIO_ACTIVE_HIGH>;
|
|
enable-active-high;
|
|
vin-supply = <&vdd_smps10_out2>;
|
|
};
|
|
|
|
vdd_2v9_usd: regulator-vdd-usd {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "vdd_sd_slot";
|
|
regulator-min-microvolt = <2900000>;
|
|
regulator-max-microvolt = <2900000>;
|
|
regulator-boot-on;
|
|
gpio = <&gpio TEGRA_GPIO(K, 1) GPIO_ACTIVE_HIGH>;
|
|
enable-active-high;
|
|
vin-supply = <&vcore_emmc>;
|
|
};
|
|
|
|
vdd_1v8_cam: regulator-cam-vio {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "vdd_1v8_cam";
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
regulator-boot-on;
|
|
gpio = <&palmas_gpio 6 GPIO_ACTIVE_HIGH>;
|
|
enable-active-high;
|
|
vin-supply = <&vdd_1v8_vio>;
|
|
};
|
|
|
|
vdd_1v2_xusb: regulator-xusb-vio {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "avddio_1v2_xusb";
|
|
regulator-min-microvolt = <1200000>;
|
|
regulator-max-microvolt = <1200000>;
|
|
regulator-boot-on;
|
|
gpio = <&palmas_gpio 3 GPIO_ACTIVE_HIGH>;
|
|
enable-active-high;
|
|
};
|
|
|
|
vdd_3v3_xusb: regulator-xusb-vdd {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "hvdd_3v3_xusb";
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-boot-on;
|
|
gpio = <&palmas_gpio 1 GPIO_ACTIVE_HIGH>;
|
|
enable-active-high;
|
|
};
|
|
|
|
vdd_3v3_com: regulator-com {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "vdd_3v3_com";
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
gpio = <&gpio TEGRA_GPIO(U, 1) GPIO_ACTIVE_HIGH>;
|
|
enable-active-high;
|
|
vin-supply = <&vdd_3v3_sys>;
|
|
};
|
|
|
|
vdd_3v3_touch: regulator-touch-pwr {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "vdd_3v3_touch";
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-boot-on;
|
|
gpio = <&gpio TEGRA_GPIO(H, 0) GPIO_ACTIVE_HIGH>;
|
|
enable-active-high;
|
|
vin-supply = <&vdd_3v3_sys>;
|
|
};
|
|
|
|
vdd_1v8_touch: regulator-touch-vio {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "vdd_1v8_touch";
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
regulator-boot-on;
|
|
gpio = <&gpio TEGRA_GPIO(H, 4) GPIO_ACTIVE_HIGH>;
|
|
enable-active-high;
|
|
vin-supply = <&vdd_3v3_sys>;
|
|
};
|
|
};
|