469 lines
11 KiB
Plaintext
469 lines
11 KiB
Plaintext
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
/*
|
|
* Copyright 2024 NXP
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
#include <dt-bindings/usb/pd.h>
|
|
#include "imx93.dtsi"
|
|
|
|
/ {
|
|
model = "NXP i.MX93 14X14 EVK board";
|
|
compatible = "fsl,imx93-14x14-evk", "fsl,imx93";
|
|
|
|
chosen {
|
|
stdout-path = &lpuart1;
|
|
};
|
|
|
|
reserved-memory {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
ranges;
|
|
|
|
linux,cma {
|
|
compatible = "shared-dma-pool";
|
|
reusable;
|
|
alloc-ranges = <0 0x80000000 0 0x40000000>;
|
|
size = <0 0x10000000>;
|
|
linux,cma-default;
|
|
};
|
|
|
|
vdev0vring0: vdev0vring0@a4000000 {
|
|
reg = <0 0xa4000000 0 0x8000>;
|
|
no-map;
|
|
};
|
|
|
|
vdev0vring1: vdev0vring1@a4008000 {
|
|
reg = <0 0xa4008000 0 0x8000>;
|
|
no-map;
|
|
};
|
|
|
|
vdev1vring0: vdev1vring0@a4010000 {
|
|
reg = <0 0xa4010000 0 0x8000>;
|
|
no-map;
|
|
};
|
|
|
|
vdev1vring1: vdev1vring1@a4018000 {
|
|
reg = <0 0xa4018000 0 0x8000>;
|
|
no-map;
|
|
};
|
|
|
|
rsc_table: rsc-table@2021e000 {
|
|
reg = <0 0x2021e000 0 0x1000>;
|
|
no-map;
|
|
};
|
|
|
|
vdevbuffer: vdevbuffer@a4020000 {
|
|
compatible = "shared-dma-pool";
|
|
reg = <0 0xa4020000 0 0x100000>;
|
|
no-map;
|
|
};
|
|
};
|
|
|
|
reg_can1_stby: regulator-can1-stby {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "can1-stby";
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
gpio = <&pcal6524_2 10 GPIO_ACTIVE_HIGH>;
|
|
enable-active-high;
|
|
vin-supply = <®_can1_en>;
|
|
};
|
|
|
|
reg_can1_en: regulator-can1-en {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "can1-en";
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
gpio = <&pcal6524_2 12 GPIO_ACTIVE_HIGH>;
|
|
enable-active-high;
|
|
};
|
|
|
|
reg_can2_stby: regulator-can2-stby {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "can2-stby";
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
gpio = <&pcal6524_2 11 GPIO_ACTIVE_HIGH>;
|
|
enable-active-high;
|
|
vin-supply = <®_can2_en>;
|
|
};
|
|
|
|
reg_can2_en: regulator-can2-en {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "can2-en";
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
gpio = <&pcal6524_2 13 GPIO_ACTIVE_HIGH>;
|
|
enable-active-high;
|
|
};
|
|
|
|
reg_usdhc2_vmmc: regulator-usdhc2 {
|
|
compatible = "regulator-fixed";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>;
|
|
regulator-name = "VSD_3V3";
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
gpio = <&gpio3 7 GPIO_ACTIVE_HIGH>;
|
|
enable-active-high;
|
|
off-on-delay-us = <12000>;
|
|
};
|
|
|
|
reg_vdd_12v: regulator-vdd-12v {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "reg_vdd_12v";
|
|
regulator-min-microvolt = <12000000>;
|
|
regulator-max-microvolt = <12000000>;
|
|
gpio = <&pcal6524 14 GPIO_ACTIVE_HIGH>;
|
|
enable-active-high;
|
|
};
|
|
|
|
reg_vref_1v8: regulator-adc-vref {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "vref_1v8";
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
};
|
|
};
|
|
|
|
&adc1 {
|
|
vref-supply = <®_vref_1v8>;
|
|
status = "okay";
|
|
};
|
|
|
|
&cm33 {
|
|
mbox-names = "tx", "rx", "rxdb";
|
|
mboxes = <&mu1 0 1>,
|
|
<&mu1 1 1>,
|
|
<&mu1 3 1>;
|
|
memory-region = <&vdevbuffer>, <&vdev0vring0>, <&vdev0vring1>,
|
|
<&vdev1vring0>, <&vdev1vring1>, <&rsc_table>;
|
|
status = "okay";
|
|
};
|
|
|
|
&fec {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_fec>;
|
|
phy-mode = "rgmii-id";
|
|
phy-handle = <ðphy2>;
|
|
fsl,magic-packet;
|
|
status = "okay";
|
|
|
|
mdio {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
clock-frequency = <5000000>;
|
|
|
|
ethphy2: ethernet-phy@2 {
|
|
compatible = "ethernet-phy-ieee802.3-c22";
|
|
reg = <2>;
|
|
eee-broken-1000t;
|
|
reset-gpios = <&pcal6524 16 GPIO_ACTIVE_LOW>;
|
|
reset-assert-us = <10000>;
|
|
reset-deassert-us = <80000>;
|
|
realtek,clkout-disable;
|
|
};
|
|
};
|
|
};
|
|
|
|
&flexcan1 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_flexcan1>;
|
|
xceiver-supply = <®_can1_stby>;
|
|
status = "okay";
|
|
};
|
|
|
|
&flexcan2 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_flexcan2>;
|
|
xceiver-supply = <®_can2_stby>;
|
|
status = "okay";
|
|
};
|
|
|
|
&lpi2c1 {
|
|
clock-frequency = <400000>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_lpi2c1>;
|
|
status = "okay";
|
|
|
|
lsm6dsm@6a {
|
|
compatible = "st,lsm6dso";
|
|
reg = <0x6a>;
|
|
};
|
|
};
|
|
|
|
&lpi2c2 {
|
|
clock-frequency = <400000>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_lpi2c2>;
|
|
status = "okay";
|
|
|
|
pcal6524_2: gpio@20 {
|
|
compatible = "nxp,pcal6524";
|
|
reg = <0x20>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
};
|
|
|
|
pcal6524: gpio@22 {
|
|
compatible = "nxp,pcal6524";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_pcal6524>;
|
|
reg = <0x22>;
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
interrupt-parent = <&gpio3>;
|
|
interrupts = <27 IRQ_TYPE_LEVEL_LOW>;
|
|
};
|
|
};
|
|
|
|
&lpi2c3 {
|
|
clock-frequency = <400000>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_lpi2c3>;
|
|
status = "okay";
|
|
};
|
|
|
|
&lpuart1 { /* console */
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_uart1>;
|
|
status = "okay";
|
|
};
|
|
|
|
&mu1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&mu2 {
|
|
status = "okay";
|
|
};
|
|
|
|
&usbotg1 {
|
|
dr_mode = "otg";
|
|
hnp-disable;
|
|
srp-disable;
|
|
adp-disable;
|
|
disable-over-current;
|
|
samsung,picophy-pre-emp-curr-control = <3>;
|
|
samsung,picophy-dc-vol-level-adjust = <7>;
|
|
status = "okay";
|
|
};
|
|
|
|
&usbotg2 {
|
|
dr_mode = "host";
|
|
disable-over-current;
|
|
samsung,picophy-pre-emp-curr-control = <3>;
|
|
samsung,picophy-dc-vol-level-adjust = <7>;
|
|
status = "okay";
|
|
};
|
|
|
|
&usdhc1 {
|
|
pinctrl-names = "default", "state_100mhz", "state_200mhz";
|
|
pinctrl-0 = <&pinctrl_usdhc1>;
|
|
pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
|
|
pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
|
|
bus-width = <8>;
|
|
non-removable;
|
|
status = "okay";
|
|
};
|
|
|
|
&usdhc2 {
|
|
pinctrl-names = "default", "state_100mhz", "state_200mhz";
|
|
pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
|
|
pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
|
|
pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
|
|
cd-gpios = <&gpio3 00 GPIO_ACTIVE_LOW>;
|
|
vmmc-supply = <®_usdhc2_vmmc>;
|
|
bus-width = <4>;
|
|
no-mmc;
|
|
status = "okay";
|
|
};
|
|
|
|
&wdog3 {
|
|
status = "okay";
|
|
};
|
|
|
|
&iomuxc {
|
|
pinctrl_flexcan1: flexcan1grp {
|
|
fsl,pins = <
|
|
MX93_PAD_PDM_CLK__CAN1_TX 0x139e
|
|
MX93_PAD_PDM_BIT_STREAM0__CAN1_RX 0x139e
|
|
>;
|
|
};
|
|
|
|
pinctrl_flexcan2: flexcan2grp {
|
|
fsl,pins = <
|
|
MX93_PAD_GPIO_IO25__CAN2_TX 0x139e
|
|
MX93_PAD_GPIO_IO27__CAN2_RX 0x139e
|
|
>;
|
|
};
|
|
|
|
pinctrl_lpi2c1: lpi2c1grp {
|
|
fsl,pins = <
|
|
MX93_PAD_I2C1_SCL__LPI2C1_SCL 0x40000b9e
|
|
MX93_PAD_I2C1_SDA__LPI2C1_SDA 0x40000b9e
|
|
>;
|
|
};
|
|
|
|
pinctrl_lpi2c2: lpi2c2grp {
|
|
fsl,pins = <
|
|
MX93_PAD_I2C2_SCL__LPI2C2_SCL 0x40000b9e
|
|
MX93_PAD_I2C2_SDA__LPI2C2_SDA 0x40000b9e
|
|
>;
|
|
};
|
|
|
|
pinctrl_lpi2c3: lpi2c3grp {
|
|
fsl,pins = <
|
|
MX93_PAD_GPIO_IO28__LPI2C3_SDA 0x40000b9e
|
|
MX93_PAD_GPIO_IO29__LPI2C3_SCL 0x40000b9e
|
|
>;
|
|
};
|
|
|
|
pinctrl_pcal6524: pcal6524grp {
|
|
fsl,pins = <
|
|
MX93_PAD_CCM_CLKO2__GPIO3_IO27 0x31e
|
|
>;
|
|
};
|
|
|
|
pinctrl_fec: fecgrp {
|
|
fsl,pins = <
|
|
MX93_PAD_ENET2_MDC__ENET1_MDC 0x57e
|
|
MX93_PAD_ENET2_MDIO__ENET1_MDIO 0x57e
|
|
MX93_PAD_ENET2_RD0__ENET1_RGMII_RD0 0x57e
|
|
MX93_PAD_ENET2_RD1__ENET1_RGMII_RD1 0x57e
|
|
MX93_PAD_ENET2_RD2__ENET1_RGMII_RD2 0x57e
|
|
MX93_PAD_ENET2_RD3__ENET1_RGMII_RD3 0x57e
|
|
MX93_PAD_ENET2_RXC__ENET1_RGMII_RXC 0x58e
|
|
MX93_PAD_ENET2_RX_CTL__ENET1_RGMII_RX_CTL 0x57e
|
|
MX93_PAD_ENET2_TD0__ENET1_RGMII_TD0 0x57e
|
|
MX93_PAD_ENET2_TD1__ENET1_RGMII_TD1 0x57e
|
|
MX93_PAD_ENET2_TD2__ENET1_RGMII_TD2 0x57e
|
|
MX93_PAD_ENET2_TD3__ENET1_RGMII_TD3 0x57e
|
|
MX93_PAD_ENET2_TXC__ENET1_RGMII_TXC 0x58e
|
|
MX93_PAD_ENET2_TX_CTL__ENET1_RGMII_TX_CTL 0x57e
|
|
>;
|
|
};
|
|
|
|
pinctrl_uart1: uart1grp {
|
|
fsl,pins = <
|
|
MX93_PAD_UART1_RXD__LPUART1_RX 0x31e
|
|
MX93_PAD_UART1_TXD__LPUART1_TX 0x31e
|
|
>;
|
|
};
|
|
|
|
pinctrl_uart5: uart5grp {
|
|
fsl,pins = <
|
|
MX93_PAD_DAP_TDO_TRACESWO__LPUART5_TX 0x31e
|
|
MX93_PAD_DAP_TDI__LPUART5_RX 0x31e
|
|
MX93_PAD_DAP_TMS_SWDIO__LPUART5_RTS_B 0x31e
|
|
MX93_PAD_DAP_TCLK_SWCLK__LPUART5_CTS_B 0x31e
|
|
>;
|
|
};
|
|
|
|
/* need to config the SION for data and cmd pad, refer to ERR052021 */
|
|
pinctrl_usdhc1: usdhc1grp {
|
|
fsl,pins = <
|
|
MX93_PAD_SD1_CLK__USDHC1_CLK 0x1582
|
|
MX93_PAD_SD1_CMD__USDHC1_CMD 0x40001382
|
|
MX93_PAD_SD1_DATA0__USDHC1_DATA0 0x40001382
|
|
MX93_PAD_SD1_DATA1__USDHC1_DATA1 0x40001382
|
|
MX93_PAD_SD1_DATA2__USDHC1_DATA2 0x40001382
|
|
MX93_PAD_SD1_DATA3__USDHC1_DATA3 0x40001382
|
|
MX93_PAD_SD1_DATA4__USDHC1_DATA4 0x40001382
|
|
MX93_PAD_SD1_DATA5__USDHC1_DATA5 0x40001382
|
|
MX93_PAD_SD1_DATA6__USDHC1_DATA6 0x40001382
|
|
MX93_PAD_SD1_DATA7__USDHC1_DATA7 0x40001382
|
|
MX93_PAD_SD1_STROBE__USDHC1_STROBE 0x1582
|
|
>;
|
|
};
|
|
|
|
/* need to config the SION for data and cmd pad, refer to ERR052021 */
|
|
pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp {
|
|
fsl,pins = <
|
|
MX93_PAD_SD1_CLK__USDHC1_CLK 0x158e
|
|
MX93_PAD_SD1_CMD__USDHC1_CMD 0x4000138e
|
|
MX93_PAD_SD1_DATA0__USDHC1_DATA0 0x4000138e
|
|
MX93_PAD_SD1_DATA1__USDHC1_DATA1 0x4000138e
|
|
MX93_PAD_SD1_DATA2__USDHC1_DATA2 0x4000138e
|
|
MX93_PAD_SD1_DATA3__USDHC1_DATA3 0x4000138e
|
|
MX93_PAD_SD1_DATA4__USDHC1_DATA4 0x4000138e
|
|
MX93_PAD_SD1_DATA5__USDHC1_DATA5 0x4000138e
|
|
MX93_PAD_SD1_DATA6__USDHC1_DATA6 0x4000138e
|
|
MX93_PAD_SD1_DATA7__USDHC1_DATA7 0x4000138e
|
|
MX93_PAD_SD1_STROBE__USDHC1_STROBE 0x158e
|
|
>;
|
|
};
|
|
|
|
/* need to config the SION for data and cmd pad, refer to ERR052021 */
|
|
pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp {
|
|
fsl,pins = <
|
|
MX93_PAD_SD1_CLK__USDHC1_CLK 0x15fe
|
|
MX93_PAD_SD1_CMD__USDHC1_CMD 0x400013fe
|
|
MX93_PAD_SD1_DATA0__USDHC1_DATA0 0x400013fe
|
|
MX93_PAD_SD1_DATA1__USDHC1_DATA1 0x400013fe
|
|
MX93_PAD_SD1_DATA2__USDHC1_DATA2 0x400013fe
|
|
MX93_PAD_SD1_DATA3__USDHC1_DATA3 0x400013fe
|
|
MX93_PAD_SD1_DATA4__USDHC1_DATA4 0x400013fe
|
|
MX93_PAD_SD1_DATA5__USDHC1_DATA5 0x400013fe
|
|
MX93_PAD_SD1_DATA6__USDHC1_DATA6 0x400013fe
|
|
MX93_PAD_SD1_DATA7__USDHC1_DATA7 0x400013fe
|
|
MX93_PAD_SD1_STROBE__USDHC1_STROBE 0x15fe
|
|
>;
|
|
};
|
|
|
|
pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp {
|
|
fsl,pins = <
|
|
MX93_PAD_SD2_RESET_B__GPIO3_IO07 0x31e
|
|
>;
|
|
};
|
|
|
|
pinctrl_usdhc2_gpio: usdhc2gpiogrp {
|
|
fsl,pins = <
|
|
MX93_PAD_SD2_CD_B__GPIO3_IO00 0x31e
|
|
>;
|
|
};
|
|
|
|
/* need to config the SION for data and cmd pad, refer to ERR052021 */
|
|
pinctrl_usdhc2: usdhc2grp {
|
|
fsl,pins = <
|
|
MX93_PAD_SD2_CLK__USDHC2_CLK 0x1582
|
|
MX93_PAD_SD2_CMD__USDHC2_CMD 0x40001382
|
|
MX93_PAD_SD2_DATA0__USDHC2_DATA0 0x40001382
|
|
MX93_PAD_SD2_DATA1__USDHC2_DATA1 0x40001382
|
|
MX93_PAD_SD2_DATA2__USDHC2_DATA2 0x40001382
|
|
MX93_PAD_SD2_DATA3__USDHC2_DATA3 0x40001382
|
|
MX93_PAD_SD2_VSELECT__USDHC2_VSELECT 0x51e
|
|
>;
|
|
};
|
|
|
|
/* need to config the SION for data and cmd pad, refer to ERR052021 */
|
|
pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp {
|
|
fsl,pins = <
|
|
MX93_PAD_SD2_CLK__USDHC2_CLK 0x158e
|
|
MX93_PAD_SD2_CMD__USDHC2_CMD 0x4000138e
|
|
MX93_PAD_SD2_DATA0__USDHC2_DATA0 0x4000138e
|
|
MX93_PAD_SD2_DATA1__USDHC2_DATA1 0x4000138e
|
|
MX93_PAD_SD2_DATA2__USDHC2_DATA2 0x4000138e
|
|
MX93_PAD_SD2_DATA3__USDHC2_DATA3 0x4000138e
|
|
MX93_PAD_SD2_VSELECT__USDHC2_VSELECT 0x51e
|
|
>;
|
|
};
|
|
|
|
/* need to config the SION for data and cmd pad, refer to ERR052021 */
|
|
pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp {
|
|
fsl,pins = <
|
|
MX93_PAD_SD2_CLK__USDHC2_CLK 0x15fe
|
|
MX93_PAD_SD2_CMD__USDHC2_CMD 0x400013fe
|
|
MX93_PAD_SD2_DATA0__USDHC2_DATA0 0x400013fe
|
|
MX93_PAD_SD2_DATA1__USDHC2_DATA1 0x400013fe
|
|
MX93_PAD_SD2_DATA2__USDHC2_DATA2 0x400013fe
|
|
MX93_PAD_SD2_DATA3__USDHC2_DATA3 0x400013fe
|
|
MX93_PAD_SD2_VSELECT__USDHC2_VSELECT 0x51e
|
|
>;
|
|
};
|
|
};
|