92 lines
2.9 KiB
C
92 lines
2.9 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Copyright (c) 2022 Qualcomm Innovation Center, Inc. All rights reserved.
|
|
* Copyright (c) 2015-2018, The Linux Foundation. All rights reserved.
|
|
* Copyright (C) 2013 Red Hat
|
|
* Author: Rob Clark <robdclark@gmail.com>
|
|
*/
|
|
|
|
#ifndef __DPU_ENCODER_H__
|
|
#define __DPU_ENCODER_H__
|
|
|
|
#include <drm/drm_crtc.h>
|
|
#include "dpu_hw_mdss.h"
|
|
|
|
#define DPU_ENCODER_FRAME_EVENT_DONE BIT(0)
|
|
#define DPU_ENCODER_FRAME_EVENT_ERROR BIT(1)
|
|
#define DPU_ENCODER_FRAME_EVENT_PANEL_DEAD BIT(2)
|
|
#define DPU_ENCODER_FRAME_EVENT_IDLE BIT(3)
|
|
|
|
#define IDLE_TIMEOUT (66 - 16/2)
|
|
|
|
#define MAX_H_TILES_PER_DISPLAY 2
|
|
|
|
/**
|
|
* struct msm_display_info - defines display properties
|
|
* @intf_type: INTF_ type
|
|
* @num_of_h_tiles: Number of horizontal tiles in case of split interface
|
|
* @h_tile_instance: Controller instance used per tile. Number of elements is
|
|
* based on num_of_h_tiles
|
|
* @is_cmd_mode Boolean to indicate if the CMD mode is requested
|
|
* @vsync_source: Source of the TE signal for DSI CMD devices
|
|
*/
|
|
struct msm_display_info {
|
|
enum dpu_intf_type intf_type;
|
|
uint32_t num_of_h_tiles;
|
|
uint32_t h_tile_instance[MAX_H_TILES_PER_DISPLAY];
|
|
bool is_cmd_mode;
|
|
enum dpu_vsync_source vsync_source;
|
|
};
|
|
|
|
void dpu_encoder_assign_crtc(struct drm_encoder *encoder,
|
|
struct drm_crtc *crtc);
|
|
|
|
void dpu_encoder_toggle_vblank_for_crtc(struct drm_encoder *encoder,
|
|
struct drm_crtc *crtc, bool enable);
|
|
|
|
void dpu_encoder_prepare_for_kickoff(struct drm_encoder *encoder);
|
|
|
|
void dpu_encoder_trigger_kickoff_pending(struct drm_encoder *encoder);
|
|
|
|
void dpu_encoder_kickoff(struct drm_encoder *encoder);
|
|
|
|
int dpu_encoder_vsync_time(struct drm_encoder *drm_enc, ktime_t *wakeup_time);
|
|
|
|
int dpu_encoder_wait_for_commit_done(struct drm_encoder *drm_encoder);
|
|
|
|
int dpu_encoder_wait_for_tx_complete(struct drm_encoder *drm_encoder);
|
|
|
|
enum dpu_intf_mode dpu_encoder_get_intf_mode(struct drm_encoder *encoder);
|
|
|
|
void dpu_encoder_virt_runtime_resume(struct drm_encoder *encoder);
|
|
|
|
struct drm_encoder *dpu_encoder_init(struct drm_device *dev,
|
|
int drm_enc_mode,
|
|
struct msm_display_info *disp_info);
|
|
|
|
int dpu_encoder_get_linecount(struct drm_encoder *drm_enc);
|
|
|
|
int dpu_encoder_get_vsync_count(struct drm_encoder *drm_enc);
|
|
|
|
bool dpu_encoder_is_widebus_enabled(const struct drm_encoder *drm_enc);
|
|
|
|
bool dpu_encoder_is_dsc_enabled(const struct drm_encoder *drm_enc);
|
|
|
|
int dpu_encoder_get_crc_values_cnt(const struct drm_encoder *drm_enc);
|
|
|
|
void dpu_encoder_setup_misr(const struct drm_encoder *drm_encoder);
|
|
|
|
int dpu_encoder_get_crc(const struct drm_encoder *drm_enc, u32 *crcs, int pos);
|
|
|
|
bool dpu_encoder_use_dsc_merge(struct drm_encoder *drm_enc);
|
|
|
|
void dpu_encoder_prepare_wb_job(struct drm_encoder *drm_enc,
|
|
struct drm_writeback_job *job);
|
|
|
|
void dpu_encoder_cleanup_wb_job(struct drm_encoder *drm_enc,
|
|
struct drm_writeback_job *job);
|
|
|
|
bool dpu_encoder_is_valid_for_commit(struct drm_encoder *drm_enc);
|
|
|
|
#endif /* __DPU_ENCODER_H__ */
|