80 lines
1.8 KiB
YAML
80 lines
1.8 KiB
YAML
# SPDX-License-Identifier: GPL-2.0+
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/net/realtek,rtl82xx.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Realtek RTL82xx PHY
|
|
|
|
maintainers:
|
|
- Andrew Lunn <andrew@lunn.ch>
|
|
- Florian Fainelli <f.fainelli@gmail.com>
|
|
- Heiner Kallweit <hkallweit1@gmail.com>
|
|
|
|
description:
|
|
Bindings for Realtek RTL82xx PHYs
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- ethernet-phy-id001c.c800
|
|
- ethernet-phy-id001c.c816
|
|
- ethernet-phy-id001c.c838
|
|
- ethernet-phy-id001c.c840
|
|
- ethernet-phy-id001c.c848
|
|
- ethernet-phy-id001c.c849
|
|
- ethernet-phy-id001c.c84a
|
|
- ethernet-phy-id001c.c862
|
|
- ethernet-phy-id001c.c878
|
|
- ethernet-phy-id001c.c880
|
|
- ethernet-phy-id001c.c910
|
|
- ethernet-phy-id001c.c912
|
|
- ethernet-phy-id001c.c913
|
|
- ethernet-phy-id001c.c914
|
|
- ethernet-phy-id001c.c915
|
|
- ethernet-phy-id001c.c916
|
|
- ethernet-phy-id001c.c942
|
|
- ethernet-phy-id001c.c961
|
|
- ethernet-phy-id001c.cad0
|
|
- ethernet-phy-id001c.cb00
|
|
|
|
leds: true
|
|
|
|
realtek,clkout-disable:
|
|
type: boolean
|
|
description:
|
|
Disable CLKOUT clock, CLKOUT clock default is enabled after hardware reset.
|
|
|
|
|
|
realtek,aldps-enable:
|
|
type: boolean
|
|
description:
|
|
Enable ALDPS mode, ALDPS mode default is disabled after hardware reset.
|
|
|
|
unevaluatedProperties: false
|
|
|
|
allOf:
|
|
- $ref: ethernet-phy.yaml#
|
|
- if:
|
|
not:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
const: ethernet-phy-id001c.c916
|
|
then:
|
|
properties:
|
|
leds: false
|
|
|
|
examples:
|
|
- |
|
|
mdio {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
ethphy1: ethernet-phy@1 {
|
|
reg = <1>;
|
|
realtek,clkout-disable;
|
|
realtek,aldps-enable;
|
|
};
|
|
};
|