53 lines
1.1 KiB
Plaintext
53 lines
1.1 KiB
Plaintext
|
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
||
|
|
||
|
/dts-v1/;
|
||
|
|
||
|
#include "rk3566-radxa-zero-3.dtsi"
|
||
|
|
||
|
/ {
|
||
|
model = "Radxa ZERO 3E";
|
||
|
compatible = "radxa,zero-3e", "rockchip,rk3566";
|
||
|
|
||
|
aliases {
|
||
|
ethernet0 = &gmac1;
|
||
|
mmc0 = &sdmmc0;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
&gmac1 {
|
||
|
assigned-clocks = <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1>;
|
||
|
assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>, <&cru CLK_MAC1_2TOP>;
|
||
|
clock_in_out = "input";
|
||
|
phy-handle = <&rgmii_phy1>;
|
||
|
phy-mode = "rgmii-id";
|
||
|
phy-supply = <&vcc_3v3>;
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&gmac1m1_miim
|
||
|
&gmac1m1_tx_bus2
|
||
|
&gmac1m1_rx_bus2
|
||
|
&gmac1m1_rgmii_clk
|
||
|
&gmac1m1_rgmii_bus
|
||
|
&gmac1m1_clkinout>;
|
||
|
status = "okay";
|
||
|
};
|
||
|
|
||
|
&mdio1 {
|
||
|
rgmii_phy1: ethernet-phy@1 {
|
||
|
compatible = "ethernet-phy-ieee802.3-c22";
|
||
|
reg = <1>;
|
||
|
pinctrl-names = "default";
|
||
|
pinctrl-0 = <&gmac1_rstn>;
|
||
|
reset-assert-us = <20000>;
|
||
|
reset-deassert-us = <50000>;
|
||
|
reset-gpios = <&gpio3 RK_PC0 GPIO_ACTIVE_LOW>;
|
||
|
};
|
||
|
};
|
||
|
|
||
|
&pinctrl {
|
||
|
gmac1 {
|
||
|
gmac1_rstn: gmac1-rstn {
|
||
|
rockchip,pins = <3 RK_PC0 RK_FUNC_GPIO &pcfg_pull_none>;
|
||
|
};
|
||
|
};
|
||
|
};
|