36 lines
796 B
Plaintext
36 lines
796 B
Plaintext
|
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
||
|
|
/*
|
||
|
|
* Copyright (C) 2023 PHYTEC Messtechnik GmbH
|
||
|
|
* Author: Jens Lang <j.lang@phytec.de>
|
||
|
|
*
|
||
|
|
* Tauri-L RS232 with RTS/CTS hardware flow control:
|
||
|
|
* - UART4_TX becomes RTS
|
||
|
|
* - UART4_RX becomes CTS
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <dt-bindings/clock/imx8mm-clock.h>
|
||
|
|
#include "imx8mm-pinfunc.h"
|
||
|
|
|
||
|
|
/dts-v1/;
|
||
|
|
/plugin/;
|
||
|
|
|
||
|
|
&uart2 {
|
||
|
|
pinctrl-names = "default";
|
||
|
|
pinctrl-0 = <&pinctrl_uart2>;
|
||
|
|
assigned-clocks = <&clk IMX8MM_CLK_UART2>;
|
||
|
|
assigned-clock-parents = <&clk IMX8MM_SYS_PLL1_80M>;
|
||
|
|
uart-has-rtscts;
|
||
|
|
status = "okay";
|
||
|
|
};
|
||
|
|
|
||
|
|
&iomuxc {
|
||
|
|
pinctrl_uart2: uart2grp {
|
||
|
|
fsl,pins = <
|
||
|
|
MX8MM_IOMUXC_UART2_RXD_UART2_DCE_RX 0x00
|
||
|
|
MX8MM_IOMUXC_UART2_TXD_UART2_DCE_TX 0x00
|
||
|
|
MX8MM_IOMUXC_UART4_RXD_UART2_DCE_CTS_B 0x00
|
||
|
|
MX8MM_IOMUXC_UART4_TXD_UART2_DCE_RTS_B 0x00
|
||
|
|
>;
|
||
|
|
};
|
||
|
|
};
|