119 lines
2.9 KiB
C
119 lines
2.9 KiB
C
|
/* SPDX-License-Identifier: GPL-2.0 */
|
||
|
|
#ifndef _X86_POSTED_INTR_H
|
||
|
|
#define _X86_POSTED_INTR_H
|
||
|
|
#include <asm/irq_vectors.h>
|
||
|
|
|
||
|
|
#define POSTED_INTR_ON 0
|
||
|
|
#define POSTED_INTR_SN 1
|
||
|
|
|
||
|
|
#define PID_TABLE_ENTRY_VALID 1
|
||
|
|
|
||
|
|
/* Posted-Interrupt Descriptor */
|
||
|
|
struct pi_desc {
|
||
|
|
union {
|
||
|
|
u32 pir[8]; /* Posted interrupt requested */
|
||
|
|
u64 pir64[4];
|
||
|
|
};
|
||
|
|
union {
|
||
|
|
struct {
|
||
|
|
u16 notifications; /* Suppress and outstanding bits */
|
||
|
|
u8 nv;
|
||
|
|
u8 rsvd_2;
|
||
|
|
u32 ndst;
|
||
|
|
};
|
||
|
|
u64 control;
|
||
|
|
};
|
||
|
|
u32 rsvd[6];
|
||
|
|
} __aligned(64);
|
||
|
|
|
||
|
|
static inline bool pi_test_and_set_on(struct pi_desc *pi_desc)
|
||
|
|
{
|
||
|
|
return test_and_set_bit(POSTED_INTR_ON, (unsigned long *)&pi_desc->control);
|
||
|
|
}
|
||
|
|
|
||
|
|
static inline bool pi_test_and_clear_on(struct pi_desc *pi_desc)
|
||
|
|
{
|
||
|
|
return test_and_clear_bit(POSTED_INTR_ON, (unsigned long *)&pi_desc->control);
|
||
|
|
}
|
||
|
|
|
||
|
|
static inline bool pi_test_and_clear_sn(struct pi_desc *pi_desc)
|
||
|
|
{
|
||
|
|
return test_and_clear_bit(POSTED_INTR_SN, (unsigned long *)&pi_desc->control);
|
||
|
|
}
|
||
|
|
|
||
|
|
static inline bool pi_test_and_set_pir(int vector, struct pi_desc *pi_desc)
|
||
|
|
{
|
||
|
|
return test_and_set_bit(vector, (unsigned long *)pi_desc->pir);
|
||
|
|
}
|
||
|
|
|
||
|
|
static inline bool pi_is_pir_empty(struct pi_desc *pi_desc)
|
||
|
|
{
|
||
|
|
return bitmap_empty((unsigned long *)pi_desc->pir, NR_VECTORS);
|
||
|
|
}
|
||
|
|
|
||
|
|
static inline void pi_set_sn(struct pi_desc *pi_desc)
|
||
|
|
{
|
||
|
|
set_bit(POSTED_INTR_SN, (unsigned long *)&pi_desc->control);
|
||
|
|
}
|
||
|
|
|
||
|
|
static inline void pi_set_on(struct pi_desc *pi_desc)
|
||
|
|
{
|
||
|
|
set_bit(POSTED_INTR_ON, (unsigned long *)&pi_desc->control);
|
||
|
|
}
|
||
|
|
|
||
|
|
static inline void pi_clear_on(struct pi_desc *pi_desc)
|
||
|
|
{
|
||
|
|
clear_bit(POSTED_INTR_ON, (unsigned long *)&pi_desc->control);
|
||
|
|
}
|
||
|
|
|
||
|
|
static inline void pi_clear_sn(struct pi_desc *pi_desc)
|
||
|
|
{
|
||
|
|
clear_bit(POSTED_INTR_SN, (unsigned long *)&pi_desc->control);
|
||
|
|
}
|
||
|
|
|
||
|
|
static inline bool pi_test_on(struct pi_desc *pi_desc)
|
||
|
|
{
|
||
|
|
return test_bit(POSTED_INTR_ON, (unsigned long *)&pi_desc->control);
|
||
|
|
}
|
||
|
|
|
||
|
|
static inline bool pi_test_sn(struct pi_desc *pi_desc)
|
||
|
|
{
|
||
|
|
return test_bit(POSTED_INTR_SN, (unsigned long *)&pi_desc->control);
|
||
|
|
}
|
||
|
|
|
||
|
|
/* Non-atomic helpers */
|
||
|
|
static inline void __pi_set_sn(struct pi_desc *pi_desc)
|
||
|
|
{
|
||
|
|
pi_desc->notifications |= BIT(POSTED_INTR_SN);
|
||
|
|
}
|
||
|
|
|
||
|
|
static inline void __pi_clear_sn(struct pi_desc *pi_desc)
|
||
|
|
{
|
||
|
|
pi_desc->notifications &= ~BIT(POSTED_INTR_SN);
|
||
|
|
}
|
||
|
|
|
||
|
|
#ifdef CONFIG_X86_POSTED_MSI
|
||
|
|
/*
|
||
|
|
* Not all external vectors are subject to interrupt remapping, e.g. IOMMU's
|
||
|
|
* own interrupts. Here we do not distinguish them since those vector bits in
|
||
|
|
* PIR will always be zero.
|
||
|
|
*/
|
||
|
|
static inline bool pi_pending_this_cpu(unsigned int vector)
|
||
|
|
{
|
||
|
|
struct pi_desc *pid = this_cpu_ptr(&posted_msi_pi_desc);
|
||
|
|
|
||
|
|
if (WARN_ON_ONCE(vector > NR_VECTORS || vector < FIRST_EXTERNAL_VECTOR))
|
||
|
|
return false;
|
||
|
|
|
||
|
|
return test_bit(vector, (unsigned long *)pid->pir);
|
||
|
|
}
|
||
|
|
|
||
|
|
extern void intel_posted_msi_init(void);
|
||
|
|
#else
|
||
|
|
static inline bool pi_pending_this_cpu(unsigned int vector) { return false; }
|
||
|
|
|
||
|
|
static inline void intel_posted_msi_init(void) {};
|
||
|
|
#endif /* X86_POSTED_MSI */
|
||
|
|
|
||
|
|
#endif /* _X86_POSTED_INTR_H */
|